(cid:1)(cid:2)(cid:3)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:4)(cid:4)(cid:9)(cid:10)(cid:1)(cid:2)(cid:11)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:4)(cid:4) (cid:12)(cid:6)(cid:7)(cid:13)(cid:14)(cid:10)(cid:5)(cid:15)(cid:16)(cid:16)(cid:17)(cid:18)(cid:1)(cid:19)(cid:20)(cid:18)(cid:21)(cid:22)(cid:17)(cid:18)(cid:1) (cid:23)(cid:21)(cid:7)(cid:24)(cid:10)(cid:25)(cid:26)(cid:1)(cid:7)(cid:13)(cid:7)(cid:17)(cid:10)(cid:12)(cid:15)(cid:7)(cid:27)(cid:15)(cid:7)(cid:1) SCBS006E − OCTOBER 1987 − REVISED APRIL 1994 • State-of-the-Art BiCMOS Design SN54BCT244...J OR W PACKAGE Significantly Reduces I SN74BCT244...DB OR DW OR N PACKAGE CCZ • (TOP VIEW) P-N-P Inputs Reduce DC Loading • ESD Protection Exceeds 2000 V 1OE 1 20 VCC Per MIL-STD-883C, Method 3015 1A1 2 19 2OE • 3-State Outputs Drive Bus Lines or Buffer 2Y4 3 18 1Y1 Memory Address Registers 1A2 4 17 2A4 • Package Options Include Plastic 2Y3 5 16 1Y2 Small-Outline (DW) and Shrink 1A3 6 15 2A3 Small-Outline (DB) Packages, Ceramic Chip 2Y2 7 14 1Y3 Carriers (FK) and Flatpacks (W), and 1A4 8 13 2A2 Standard Plastic and Ceramic 300-mil DIPs 2Y1 9 12 1Y4 (J, N) GND 10 11 2A1 description SN54BCT244...FK PACKAGE (TOP VIEW) These octal buffers and line drivers are designed specifically to improve both the performance and 4 1 E CE Y A O CO density of 3-state memory address drivers, clock 2 1 1V 2 drivers, and bus-oriented receivers and 3 2 1 20 19 transmitters. Taken together with the ′BCT240 1A2 4 18 1Y1 and ′BCT241, these devices provide the choice of 2Y3 5 17 2A4 selected combinations of inverting and 1A3 6 16 1Y2 noninverting outputs, symmetrical OE (active-low 2Y2 7 15 2A3 output-enable) inputs, and complementary OE 1A4 8 14 1Y3 and OE inputs. 9 10 11 12 13 The ′BCT244 is organized as two 4-bit buffers/line 1 D 14 2 Y N AY A drivers with separate output-enable (OE) inputs. 2 G 21 2 When OE is low, the device passes data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state. The SN54BCT244 is characterized for operation over the full military temperature range of −55°C to 125°C. The SN74BCT244 is characterized for operation from 0°C to 70°C. FUNCTION TABLE (each buffer) INPUTS OOUUTTPPUUTT OE A Y L H H L L L H X Z (cid:27)(cid:18)(cid:12)(cid:20)(cid:15)(cid:6)(cid:7)(cid:21)(cid:12)(cid:2) (cid:20)(cid:13)(cid:7)(cid:13) (cid:28)(cid:29)(cid:30)(cid:31)!"#$(cid:28)(cid:31)(cid:29) (cid:28)% &’!!((cid:29)$ #% (cid:31)(cid:30) )’*+(cid:28)&#$(cid:28)(cid:31)(cid:29) ,#$(- Copyright  1994, Texas Instruments Incorporated (cid:27)!(cid:31),’&$% &(cid:31)(cid:29)(cid:30)(cid:31)!" $(cid:31) %)(&(cid:28)(cid:30)(cid:28)&#$(cid:28)(cid:31)(cid:29)% )(! $.( $(!"% (cid:31)(cid:30) (cid:7)(/#% (cid:21)(cid:29)%$!’"((cid:29)$% %$#(cid:29),#!, 0#!!#(cid:29)$1- (cid:27)!(cid:31),’&$(cid:28)(cid:31)(cid:29) )!(cid:31)&(%%(cid:28)(cid:29)2 ,(cid:31)(% (cid:29)(cid:31)$ (cid:29)(&(%%#!(cid:28)+1 (cid:28)(cid:29)&+’,( $(%$(cid:28)(cid:29)2 (cid:31)(cid:30) #++ )#!#"($(!%- POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 2−1 • POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443

(cid:1)(cid:2)(cid:3)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:4)(cid:4)(cid:9)(cid:10)(cid:1)(cid:2)(cid:11)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:4)(cid:4) (cid:12)(cid:6)(cid:7)(cid:13)(cid:14)(cid:10)(cid:5)(cid:15)(cid:16)(cid:16)(cid:17)(cid:18)(cid:1)(cid:19)(cid:20)(cid:18)(cid:21)(cid:22)(cid:17)(cid:18)(cid:1) (cid:23)(cid:21)(cid:7)(cid:24)(cid:10)(cid:25)(cid:26)(cid:1)(cid:7)(cid:13)(cid:7)(cid:17)(cid:10)(cid:12)(cid:15)(cid:7)(cid:27)(cid:15)(cid:7)(cid:1) SCBS006E − OCTOBER 1987 − REVISED APRIL 1994 logic symbol† logic diagram (positive logic) 1 1 1OE 1OE EN 2 18 2 18 1A1 1Y1 1A1 1Y1 4 16 1A2 1Y2 6 14 4 16 1A3 1Y3 1A2 1Y2 8 12 1A4 1Y4 6 14 1A3 1Y3 19 2OE EN 8 12 1A4 1Y4 11 9 2A1 2Y1 13 7 2A2 2Y2 15 5 19 2A3 2Y3 2OE 17 3 2A4 2Y4 11 9 †This symbol is in accordance with ANSI/IEEE Std 91-1984 2A1 2Y1 and IEC Publication 617-12. 13 7 2A2 2Y2 15 5 2A3 2Y3 17 3 2A4 2Y4 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡ Supply voltage range, V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V CC Input voltage range, V (see Note 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7V I Voltage range applied to any output in the disabled or power-off state, V . . . . . . . . . . . . . . . −0.5 V to 5.5 V O Voltage range applied to any output in the high state, V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to V O CC Current into any output in the low state:SN54BCT244 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 mA SN74BCT244 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128 mA Operating free-air temperature range: SN54BCT244 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −55°C to 125°C SN74BCT244 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C ‡Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2−2 POST OFFICE BOX 65•5303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443

(cid:1)(cid:2)(cid:3)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:4)(cid:4)(cid:9)(cid:10)(cid:1)(cid:2)(cid:11)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:4)(cid:4) (cid:12)(cid:6)(cid:7)(cid:13)(cid:14)(cid:10)(cid:5)(cid:15)(cid:16)(cid:16)(cid:17)(cid:18)(cid:1)(cid:19)(cid:20)(cid:18)(cid:21)(cid:22)(cid:17)(cid:18)(cid:1) (cid:23)(cid:21)(cid:7)(cid:24)(cid:10)(cid:25)(cid:26)(cid:1)(cid:7)(cid:13)(cid:7)(cid:17)(cid:10)(cid:12)(cid:15)(cid:7)(cid:27)(cid:15)(cid:7)(cid:1) SCBS006E − OCTOBER 1987 − REVISED APRIL 1994 recommended operating conditions SN54BCT244 SN74BCT244 UUNNIITT MIN NOM MAX MIN NOM MAX VCC Supply voltage 4.5 5 5.5 4.5 5 5.5 V VIH High-level input voltage 2 2 V VIL Low-level input voltage 0.8 0.8 V IIK Input clamp current −18 −18 mA IOH High-level output current −12 −15 mA IOL Low-level output current 48 64 mA TA Operating free-air temperature −55 125 0 70 °C electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) SN54BCT244 SN74BCT244 PPAARRAAMMEETTEERR TTEESSTT CCOONNDDIITTIIOONNSS UUNNIITT MIN TYP† MAX MIN TYP† MAX VIK VCC = 4.5 V, II = −18 mA −1.2 −1.2 V IOH = −3 mA 2.4 3.3 2.4 3.3 VVOOHH VVCCCC == 44..55 VV IOH = −12 mA 2 3.2 VV IOH = −15 mA 2 3.1 IOL = 48 mA 0.38 0.55 VVOOLL VVCCCC == 44..55 VV VV IOL = 64 mA 0.42 0.55 II VCC = 5.5 V, VI = 7 V 0.1 0.1 mA IIH VCC = 5.5 V, VI = 2.7 V 20 20 µA IIL VCC = 5.5 V, VI = 0.5 V −1 −1 mA IOZH VCC = 5.5 V, VO = 2.7 V 50 50 µA IOZL VCC = 5.5 V, VO = 0.5 V −50 −50 µA IOS‡ VCC = 5.5 V, VO = 0 −100 −225 −100 −225 mA ICCH VCC = 5.5 V, Outputs open 23 40 23 40 mA ICCL VCC = 5.5 V, Outputs open 53 80 53 80 mA ICCZ VCC = 5.5 V, Outputs open 4 10 4 10 mA †All typical values are at VCC = 5 V. ‡Not more than one output should be tested at a time, and the duration of the test should not exceed one second. POST OFFICE BOX 65•5303 • DALLAS, TEXAS 75265 2−3 POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443

(cid:1)(cid:2)(cid:3)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:4)(cid:4)(cid:9)(cid:10)(cid:1)(cid:2)(cid:11)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:4)(cid:4) (cid:12)(cid:6)(cid:7)(cid:13)(cid:14)(cid:10)(cid:5)(cid:15)(cid:16)(cid:16)(cid:17)(cid:18)(cid:1)(cid:19)(cid:20)(cid:18)(cid:21)(cid:22)(cid:17)(cid:18)(cid:1) (cid:23)(cid:21)(cid:7)(cid:24)(cid:10)(cid:25)(cid:26)(cid:1)(cid:7)(cid:13)(cid:7)(cid:17)(cid:10)(cid:12)(cid:15)(cid:7)(cid:27)(cid:15)(cid:7)(cid:1) SCBS006E − OCTOBER 1987 − REVISED APRIL 1994 switching characteristics (see Note 2) VCC = 5 V, VCC = 4.5 V to 5.5 V, CL = 50 pF, CL = 50 pF, R1 = 500 Ω, R1 = 500 Ω, FROM TO R2 = 500 Ω, R2 = 500 Ω, PARAMETER UNIT ((IINNPPUUTT)) ((OOUUTTPPUUTT)) TA = 25°C TA = MIN to MAX† ′BCT244 SN54BCT244 SN74BCT244 MIN TYP MAX MIN MAX MIN MAX tPLH 1.2 2.5 4.4 0.9 5.3 0.9 5 AA YY nnss tPHL 1.7 3.2 5 1.4 6 1.4 5.5 tPZH 2 5.7 7.8 2 9 2 8.7 OOEE YY nnss tPZL 2 5.9 8.1 2 9.4 2 8.9 tPHZ 2 5.4 6.7 2 8 2 7.7 OOEE YY nnss tPLZ 2 6.1 7.6 2 9.8 2 8.9 †For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and voltage waveforms are shown in Section 1. 2−4 POST OFFICE BOX 65•5303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443

PACKAGE OPTION ADDENDUM www.ti.com 6-Feb-2020 PACKAGING INFORMATION Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples (1) Drawing Qty (2) (6) (3) (4/5) 5962-9062501M2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 5962- 9062501M2A SNJ54BCT 244FK 5962-9062501MRA ACTIVE CDIP J 20 1 TBD Call TI N / A for Pkg Type -55 to 125 5962-9062501MR A SNJ54BCT244J 5962-9062501MSA ACTIVE CFP W 20 1 TBD Call TI N / A for Pkg Type -55 to 125 5962-9062501MS A SNJ54BCT244W SN74BCT244DW ACTIVE SOIC DW 20 25 Green (RoHS NIPDAU Level-1-260C-UNLIM 0 to 70 BCT244 & no Sb/Br) SN74BCT244DWR ACTIVE SOIC DW 20 2000 Green (RoHS NIPDAU Level-1-260C-UNLIM 0 to 70 BCT244 & no Sb/Br) SN74BCT244N ACTIVE PDIP N 20 20 Pb-Free NIPDAU N / A for Pkg Type 0 to 70 SN74BCT244N (RoHS) SN74BCT244NE4 ACTIVE PDIP N 20 20 Pb-Free NIPDAU N / A for Pkg Type 0 to 70 SN74BCT244N (RoHS) SN74BCT244NSR ACTIVE SO NS 20 2000 Green (RoHS NIPDAU Level-1-260C-UNLIM 0 to 70 BCT244 & no Sb/Br) SNJ54BCT244FK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 5962- 9062501M2A SNJ54BCT 244FK SNJ54BCT244J ACTIVE CDIP J 20 1 TBD Call TI N / A for Pkg Type -55 to 125 5962-9062501MR A SNJ54BCT244J SNJ54BCT244W ACTIVE CFP W 20 1 TBD Call TI N / A for Pkg Type -55 to 125 5962-9062501MS A SNJ54BCT244W (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 6-Feb-2020 (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF SN54BCT244, SN74BCT244 : •Catalog: SN74BCT244 •Military: SN54BCT244 NOTE: Qualified Version Definitions: •Catalog - TI's standard catalog product •Military - QML certified for Military and Defense Applications Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 6-May-2017 TAPE AND REEL INFORMATION *Alldimensionsarenominal Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1 Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant (mm) W1(mm) SN74BCT244DWR SOIC DW 20 2000 330.0 24.4 10.8 13.3 2.7 12.0 24.0 Q1 SN74BCT244NSR SO NS 20 2000 330.0 24.4 8.4 13.0 2.5 12.0 24.0 Q1 PackMaterials-Page1

PACKAGE MATERIALS INFORMATION www.ti.com 6-May-2017 *Alldimensionsarenominal Device PackageType PackageDrawing Pins SPQ Length(mm) Width(mm) Height(mm) SN74BCT244DWR SOIC DW 20 2000 367.0 367.0 45.0 SN74BCT244NSR SO NS 20 2000 367.0 367.0 45.0 PackMaterials-Page2

None

None

None

None

None

PACKAGE OUTLINE DW0020A SOIC - 2.65 mm max height SCALE 1.200 SOIC C 10.63 SEATING PLANE TYP 9.97 A PIN 1 ID 0.1 C AREA 18X 1.27 20 1 13.0 2X 12.6 11.43 NOTE 3 10 11 0.51 20X 7.6 0.31 2.65 MAX B 7.4 0.25 C A B NOTE 4 0.33 TYP 0.10 0.25 SEE DETAIL A GAGE PLANE 0.3 1.27 0 - 8 0.1 0.40 DETAIL A TYPICAL 4220724/A 05/2016 NOTES: 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side. 5. Reference JEDEC registration MS-013. www.ti.com

EXAMPLE BOARD LAYOUT DW0020A SOIC - 2.65 mm max height SOIC 20X (2) SYMM 1 20 20X (0.6) 18X (1.27) SYMM (R0.05) TYP 10 11 (9.3) LAND PATTERN EXAMPLE SCALE:6X SOOPLEDNEINRG MASK METAL MSOELTDAEL RU NMDAESRK SOOPLEDNEINRG MASK 0.07 MAX 0.07 MIN ALL AROUND ALL AROUND NON SOLDER MASK SOLDER MASK DEFINED DEFINED SOLDER MASK DETAILS 4220724/A 05/2016 NOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. www.ti.com

EXAMPLE STENCIL DESIGN DW0020A SOIC - 2.65 mm max height SOIC 20X (2) SYMM 1 20 20X (0.6) 18X (1.27) SYMM 10 11 (9.3) SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL SCALE:6X 4220724/A 05/2016 NOTES: (continued) 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 9. Board assembly site may have different recommendations for stencil design. www.ti.com

IMPORTANTNOTICEANDDISCLAIMER TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated