图片仅供参考

详细数据请看参考数据手册

Datasheet下载
  • 型号: ISL84714IHZ-T
  • 制造商: Intersil
  • 库位|库存: xxxx|xxxx
  • 要求:
数量阶梯 香港交货 国内含税
+xxxx $xxxx ¥xxxx

查看当月历史价格

查看今年历史价格

ISL84714IHZ-T产品简介:

ICGOO电子元器件商城为您提供ISL84714IHZ-T由Intersil设计生产,在icgoo商城现货销售,并且可以通过原厂、代理商等渠道进行代购。 提供ISL84714IHZ-T价格参考以及IntersilISL84714IHZ-T封装/规格参数等产品信息。 你可以下载ISL84714IHZ-T参考资料、Datasheet数据手册功能说明书, 资料中有ISL84714IHZ-T详细功能的应用电路图电压和使用方法及教程。

产品参数 图文手册 常见问题
参数 数值
产品目录

集成电路 (IC)

描述

IC SWITCH SPDT SC70-6

产品分类

接口 - 模拟开关,多路复用器,多路分解器

品牌

Intersil

数据手册

点击此处下载产品Datasheet

产品图片

产品型号

ISL84714IHZ-T

rohs

无铅 / 符合限制有害物质指令(RoHS)规范要求

产品系列

-

供应商器件封装

SC-70-6

其它名称

ISL84714IHZ-TR
ISL84714IHZ-TR-ND
ISL84714IHZT
ISL84714IHZTR

功能

开关

包装

带卷 (TR)

安装类型

表面贴装

导通电阻

600 毫欧

封装/外壳

6-TSSOP,SC-88,SOT-363

工作温度

-40°C ~ 85°C

标准包装

3,000

电压-电源,单/双 (±)

1.65 V ~ 3.6 V

电压源

单电源

电流-电源

18nA

电路

1 x SPDT

推荐商品

型号:ATSAM3S8BA-MU

品牌:Microchip Technology

产品名称:集成电路(IC)

获取报价

型号:AD5570BRSZ-REEL7

品牌:Analog Devices Inc.

产品名称:集成电路(IC)

获取报价

型号:ICE3B0365JFKLA1

品牌:Infineon Technologies

产品名称:集成电路(IC)

获取报价

型号:IRF3704ZSPBF

品牌:Infineon Technologies

产品名称:分立半导体产品

获取报价

型号:TPA6112A2DGQG4

品牌:Texas Instruments

产品名称:集成电路(IC)

获取报价

型号:STTH802CB

品牌:STMicroelectronics

产品名称:分立半导体产品

获取报价

型号:LM25069MM-2EVAL

品牌:Texas Instruments

产品名称:开发板,套件,编程器

获取报价

型号:UCLAMP0524P.TCT

品牌:Semtech Corporation

产品名称:电路保护

获取报价

样品试用

万种样品免费试用

去申请
ISL84714IHZ-T 相关产品

1025-12K

品牌:API Delevan Inc.

价格:

LS25-36

品牌:TDK-Lambda Americas Inc.

价格:

EI1202NPOSS-1

品牌:Carlo Gavazzi Inc.

价格:

C015 30D006 002 1

品牌:Amphenol Sine Systems Corp

价格:

NC7WZ14FHX

品牌:ON Semiconductor

价格:

SRU5018-220Y

品牌:Bourns Inc.

价格:

1812CA221JAT9A

品牌:AVX Corporation

价格:

AWSCR-18.43CV-T

品牌:Abracon LLC

价格:

PDF Datasheet 数据手册内容提取

DATASHEET ISL84714 FN6086 Ultra Low ON-Resistance, Low Voltage, Single Supply, SPDT Analog Switch Rev 3.00 January 19, 2009 The Intersil ISL84714 device is a low ON-resistance, low Features voltage, bidirectional, single pole/double throw (SPDT) • Pb-Free Available (RoHS Compliant) analog switch designed to operate from a single +1.65V to +3.6V supply. Targeted applications include battery powered • Drop In Replacement for the MAX4714 equipment that benefit from low ON-resistance and fast • ON-resistance (rON) switching speeds (tON=7.5ns, tOFF=2.9ns). The digital logic input is 1.8V CMOS compatible when using a single +3V - VCC = +2.7V. . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.44 supply. - VCC = +1.8V. . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.75 Cell phones, for example, often face ASIC functionality • rON Matching Between Channels . . . . . . . . . . . . . . . 0.005 limitations. The number of analog input or GPIO pins may be • rON Flatness (+2.7V Supply) . . . . . . . . . . . . . . . . . . . . 0.06 limited and digital geometries are not well suited to analog • Single Supply Operation. . . . . . . . . . . . . . . . +1.65V to +3.6V switch performance. This part may be used to “mux-in” additional functionality while reducing ASIC design risk. The • Fast Switching Action (+2.7V Supply) ISL84714 is offered in the 6 Ld SC70 package, alleviating - tON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.5ns board space limitations. - tOFF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.9ns The ISL84714 is a committed SPDT that consists of one • Guaranteed Break-Before-Make normally open (NO) and one normally closed (NC) switch. • ESD HBM rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >6kV This configuration can also be used as a 2-to-1 multiplexer. • 1.8V, CMOS Logic Compatible (+3V supply) TABLE 1. FEATURES AT A GLANCE • Available in 6 LD SC70 package ISL84714 Applications Number of Switches 1 SW SPDT or 2-1 MUX • Battery Powered, Handheld, and Portable Equipment - Cellular/Mobile Phones 1.8V rON 0.75 - Pagers 1.8V tON/tOFF 15.6ns/4.5ns - Laptops, Notebooks, Palmtops 3V rON 0.38 • Portable Test and Measurement 3V tON/tOFF 7.5ns/2.9ns • Medical Equipment Package 6 Ld SC70 • Audio and Video Switching Related Literature • Technical Brief TB363 “Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)” FN6086 Rev 3.00 Page 1 of 10 January 19, 2009

ISL84714 Pinout Ordering Information (Note ) ISL84714 (SC70) PART TEMP. PKG. TOP VIEW NUMBER PART RANGE DWG. (Note) MARKING (°C) PACKAGE NO. IN 1 6 NO ISL84714IH-T* CAA -40 to +85 6 Ld SC70 P6.049 Tape and Reel V+ 2 5 COM GND 3 4 NC ISL84714IHZ-T* CDA -40 to +85 6 Ld SC70 P6.049 Tape and Reel (Pb-free) *Please refer to TB347 for details on reel specifications Note: Switches Shown for Logic “0” Input. NOTE: These Intersil Pb-Free plastic packaged products employ special Pb-Free material sets, molding compounds/die attach Truth Table materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and LOGIC PIN NC PIN NUMBER Pb-Free soldering operations). Intersil Pb-Free products are MSL classified at Pb-Free peak reflow temperatures that meet or exceed 0 On Off the Pb-Free requirements of IPC/JEDEC J STD-020.. 1 Off On Note: Logic “0” 0.5V. Logic “1” 1.4V with a 3V supply. Pin Descriptions PIN FUNCTION V+ System Power Supply Input (+1.65V to +3.6V) GND Ground Connection IN Digital Control Input COM Analog Switch Common Pin NO Analog Switch Normally Open Pin NC Analog Switch Normally Closed Pin FN6086 Rev 3.00 Page 2 of 10 January 19, 2009

ISL84714 Absolute Maximum Ratings Thermal Information V+ to GND. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 4.8V Thermal Resistance (Typical, Note 2) JA (°C/W) Input Voltages 6 Ld SC70 Package. . . . . . . . . . . . . . . . . . . . . . . . . 590 NO, NC, IN (Note 1) . . . . . . . . . . . . . . . . . . . -0.3 to ((V+) + 0.3V) Maximum Junction Temperature (Plastic Package). . . . . . . +150°C Output Voltages Maximum Storage Temperature Range. . . . . . . . . . . -65°C to +150°C COM (Note 1). . . . . . . . . . . . . . . . . . . . . . . . -0.3 to ((V+) + 0.3V) Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . . . . . . . .see link below Continuous Current NO, NC, or COM . . . . . . . . . . . . . . . . . ±150mA http://www.intersil.com/pbfree/Pb-FreeReflow.asp Peak Current NO, NC, or COM (Pulsed 1ms, 10% Duty Cycle, Max) . . . . . . . . . . . . . . . . ±300mA Operating Conditions ESD Rating: HBM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .>6kV Temperature Range MM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .>300V ISL84714IH . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40°C to +85°C CDM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .>1000V CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty. NOTES: 1. Signals on NC, NO, IN, or COM exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current ratings. 2. JA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details. Electrical Specifications - 3V Supply Test Conditions: V+ = +2.7V to +3.6V, GND = 0V, VINH = 1.4V, VINL = 0.5V (Note 3), Unless Otherwise Specified. TEMP MIN MAX PARAMETER TEST CONDITIONS (°C) (Note 7) TYP (Note 7) UNITS ANALOG SWITCH CHARACTERISTICS Analog Signal Range, VANALOG Full 0 - V+ V ON Resistance, rON V+ = 2.7V, ICOM = 100mA, VNO or VNC = 1.5V 25 - 0.44 0.6  (See Figure 5) Full - - 0.7  rON Matching Between Channels, V+ = 2.7V, ICOM = 100mA, VNO or VNC = 1.5V 25 - 0.005 0.03  RON Full - - 0.04  rON Flatness, RFLAT(ON) V+ = 2.7V, ICOM = 100mA, VNO or VNC = 0.6V, 1.5V, 25 - 0.06 0.1  2.1V (Note 5) Full - - 0.12  NO or NC OFF Leakage Current, V+ = 3.3V, VCOM = 0.3V, 3V, VNO or VNC = 3V, 0.3V 25 -2 - 2 nA INO(OFF) or INC(OFF) Full -10 - 10 nA COM ON Leakage Current, V = 3.3V, VCOM = 0.3V, 3V, or VNO or VNC = 0.3V, 3V, 25 -2 - 2 nA ICOM(ON) or Floating Full -20 - 20 nA DYNAMIC CHARACTERISTICS Turn-ON Time, tON V+ = 2.7V, VNO or VNC = 1.5V, RL = 50, CL = 35pF 25 - 7.5 11 ns (See Figure 1, Note 6) Full - - 13 ns Turn-OFF Time, tOFF V+ = 2.7V, VNO or VNC = 1.5V, RL = 50, CL = 35pF 25 - 2.9 7 ns (See Figure 1, Note 6) Full - - 9 ns Break-Before-Make Time Delay, tD V+ = 3.0V, VNO or VNC = 1.5V, RL = 50, CL = 35pF Full 1 4 - ns (See Figure 3, Note 6) Charge Injection, Q VG = V+/2, RG = 0, CL = 1.0nF (See Figure 2) 25 - 20 - pC OFF Isolation RL = 50, CL = 5pF, f = 1MHz, VCOM = 1VRMS 25 - -50 - dB (See Figure 4) Crosstalk (Channel-to-Channel) RL = 50, CL = 5pF, f = 1MHz, VCOM = 1VRMS 25 - -50 - dB (See Figure 6) Total Harmonic Distortion f = 20Hz to 20kHz, VCOM = 2VP-P, RL = 32 25 - 0.006 - % NO or NC OFF Capacitance, COFF f = 1MHz, VNO or VNC = VCOM = 0V (See Figure 7) 25 - 40 - pF COM ON Capacitance, CCOM(ON) f = 1MHz, VNO or VNC = VCOM = 0V (See Figure 7) 25 - 100 - pF POWER SUPPLY CHARACTERISTICS Power Supply Range Full 1.65 - 3.6 V FN6086 Rev 3.00 Page 3 of 10 January 19, 2009

ISL84714 Electrical Specifications - 3V Supply Test Conditions: V+ = +2.7V to +3.6V, GND = 0V, VINH = 1.4V, VINL = 0.5V (Note 3), Unless Otherwise Specified. (Continued) TEMP MIN MAX PARAMETER TEST CONDITIONS (°C) (Note 7) TYP (Note 7) UNITS Positive Supply Current, I+ V+ = 3.6V, VIN = 0V or V+ 25 - 0.018 0.05 µA Full - - 0.35 µA DIGITAL INPUT CHARACTERISTICS Input Voltage Low, VINL Full - - 0.5 V Input Voltage High, VINH Full 1.4 - - V Input Current, IINH, IINL V+ = 3.6V, VIN = 0V or V+ (Note 6) Full -1 - 1 µA NOTES: 3. VIN = input voltage to perform proper function. 4. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. 5. Flatness is defined as the difference between maximum and minimum value of ON-resistance over the specified analog signal range. 6. Limits should be considered typical and are not production tested. 7. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. Electrical Specifications - 1.8V Supply Test Conditions: V+ = +1.8V, GND = 0V, VINH = 1V, VINL = 0.4V (Notes 3), Unless Otherwise Specified. TEMP MIN MAX PARAMETER TEST CONDITIONS (°C) (Note 7) TYP (Note 7) UNITS ANALOG SWITCH CHARACTERISTICS Analog Signal Range, VANALOG Full 0 - V+ V ON Resistance, rON V+ = 1.8V, ICOM = 10mA, VNO or VNC = 0.9V 25 - 0.75 0.9  (See Figure 5) Full - - 1  NO or NC OFF Leakage Current, V+ = 1.8V, VCOM = 0.3V, 1.5V, VNO or VNC = 1.5V, 0.3V 25 -2 - 2 nA INO(OFF) or INC(OFF) Full -10 - 10 nA COM ON Leakage Current, V+ = 1.8V, VCOM = 0.3V, 1.5V, or VNO or VNC = 0.3V, 25 -2 - 2 nA ICOM(ON) 1.5V, or Floating Full -20 - 20 nA DYNAMIC CHARACTERISTICS Turn-ON Time, tON V+ = 1.8V, VNO or VNC = 1.5V, RL = 50, CL = 35pF 25 - 15.6 19 ns (See Figure 1, Note 6) Full - - 21 ns Turn-OFF Time, tOFF V+ = 1.8V, VNO or VNC = 1.5V, RL = 50, CL = 35pF 25 - 4.5 9 ns (See Figure 1, Note 6) Full - - 11 ns Break-Before-Make Time Delay, tD V+ = 1.8V, VNO or VNC = 1.5V, RL = 50, CL = 35pF Full 2 5 - ns (See Figure 3, Note 6) Charge Injection, Q VG = V+/2, RG = 0CL = 1.0nF (See Figure 2) 25 - 15 - pC POWER SUPPLY CHARACTERISTICS Positive Supply Current, I+ VIN = 0V or V+ 25 - 0.018 0.05 µA Full - - 0.35 µA DIGITAL INPUT CHARACTERISTICS Input Voltage Low, VINL Full - - 0.4 V Input Voltage High, VINH Full 1 - - V Input Current, IINH, IINL VIN = 0V or V+ Full -1 - 1 µA FN6086 Rev 3.00 Page 4 of 10 January 19, 2009

ISL84714 Test Circuits and Waveforms V+ tr < 5ns V+ C LOGIC 50% tf < 5ns INPUT 0V tOFF NO or NC VOUT SWITCH SWITCH INPUT COM INPUT VNO VOUT IN 90% 90% SWITCH LOGIC GND RL CL OUTPUT 0V INPUT 50 35pF tON NOTE: LOGIC INPUT WAVEFORM IS INVERTED FOR SWITCHES THAT NOTE: REPEAT TEST FOR ALL SWITCHES. CL INCLUDES FIXTURE AND STRAY CAPACITANCE. HAVE THE OPPOSITE LOGIC SENSE. R L V = V ---------------------------- OUT (NO or NC) R +r L ON FIGURE 1A. MEASUREMENT POINTS FIGURE 1B. TEST CIRCUIT FIGURE 1. SWITCHING TIMES V+ C OSUWTITPCUHT VOUT RG NO or NC COM VOUT VOUT V+ LOGIC ON OFF ON VG GND IN CL INPUT 0V LOGIC INPUT Q = VOUTxCL FIGURE 2A. MEASUREMENT POINTS FIGURE 2B. TEST CIRCUIT FIGURE 2. CHARGE INJECTION V+ C NO V+ VNX COM VOUT LOGIC NC INPUT 0V RL CL IN 50 35pF LOGIC GND SWITCH 90% INPUT OUTPUT VOUT 0V tD NOTE: CL INCLUDES FIXTURE AND STRAY CAPACITANCE. FIGURE 3B. TEST CIRCUIT FIGURE 3A. MEASUREMENT POINTS FIGURE 3. BREAK-BEFORE-MAKE TIME FN6086 Rev 3.00 Page 5 of 10 January 19, 2009

ISL84714 Test Circuits and Waveforms (Continued) V+ V+ C C SIGNAL rON = V1/100mA GENERATOR NO or NC NO or NC VNX 100mA IN 0V or V+ 0V or V+ V1 IN COM COM ANALYZER GND GND RL FIGURE 4. OFF ISOLATION TEST CIRCUIT FIGURE 5. rON TEST CIRCUIT V+ C V+ C 50 NO or NC COM NO or NC IN1 SIGNAL IN 0V or V+ 0V or V+ GENERATOR IMPEDANCE ANALYZER NC or NO COM ANALYZER GND GND RL FIGURE 6. CROSSTALK TEST CIRCUIT FIGURE 7. CAPACITANCE TEST CIRCUIT Detailed Description Supply Sequencing And Overvoltage Protection The ISL84714 is a bi-directional, single pole/double throw With any CMOS device, proper power supply sequencing is (SPDT) analog switch that offers precise switching capability required to protect the device from excessive input currents from a single 1.65V to 3.6V supply with low ON-resistance which might permanently damage the IC. All I/O pins contain (0.44) and high speed operation (tON=7.5ns, tOFF=2.9ns). ESD protection diodes from the pin to V+ and to GND (See The device is especially well suited for portable battery Figure 8). To prevent forward biasing these diodes, V+ must powered equipment due to its low operating supply voltage be applied before any input signals, and the input signal (1.65V), low power consumption (1.05µW), low leakage voltages must remain between V+ and GND. If these currents (20nA max), and the tiny SC70 packaging. The ultra conditions cannot be guaranteed, then one of the following low ON-resistance and rON flatness provide very low insertion two protection methods should be employed. loss and distortion to application that require signal reproduction. FN6086 Rev 3.00 Page 6 of 10 January 19, 2009

ISL84714 Logic inputs can easily be protected by adding a 1k This family of switches cannot be operated with bipolar resistor in series with the input (see Figure 8). The resistor supplies, because the input switching point becomes limits the input current below the threshold that produces negative in this configuration. permanent damage, and the sub-microamp input current Logic-Level Thresholds produces an insignificant voltage drop during normal operation. This switch family is 1.8V CMOS compatible (0.5V and 1.4V) over a supply range of 2V to 3.6V (see Figure 15). At 3.6V This method is not acceptable for the signal path inputs. the VIH level is about 1.1V. This is still below the 1.8V CMOS Adding a series resistor to the switch input defeats the guaranteed high output minimum level of 1.4V, but noise purpose of using a low rON switch, so two small signal margin is reduced. diodes can be added in series with the supply pins to provide overvoltage protection for all pins (see Figure 8). These The digital input stages draw supply current whenever the additional diodes limit the analog signal from 1V below V+ to digital input voltage is not at one of the supply rails. Driving 1V above GND. The low leakage current performance is the digital input signals from GND to V+ with a fast transition unaffected by this approach, but the switch signal range is time minimizes power dissipation. reduced and the resistance may increase, especially at low High-Frequency Performance supply voltages. In 50 systems, signal response is reasonably flat even past 90MHz (see Figure 16). The frequency response is very consistent over a wide V+ range, and for varying analog signal levels. OPTIONAL PROTECTION DIODE An OFF switch acts like a capacitor and passes higher V+ frequencies with less attenuation, resulting in signal OPTIONAL PROTECTION feedthrough from a switch’s input to its output. OFF Isolation RESISTOR INX is the resistance to this feedthrough, while crosstalk indicates the amount of feedthrough from one switch to VNO or NC VCOM another. Figure 17 details the high OFF Isolation and crosstalk rejection provided by this family. At 1MHz, Off Isolation is about 50dB in 50 systems, decreasing GND approximately 20dB per decade as frequency increases. OPTIONAL PROTECTION Higher load impedances decrease OFF Isolation and DIODE crosstalk rejection due to the voltage divider action of the switch OFF impedance and the load impedance. FIGURE 8. OVERVOLTAGE PROTECTION Leakage Considerations Reverse ESD protection diodes are internally connected Power-Supply Considerations between each analog-signal pin and both V+ and GND. One of The ISL84714 construction is typical of most single supply these diodes conducts if any analog signal exceeds V+ or CMOS analog switches, in that they have two supply pins: GND. V+ and GND. V+ and GND drive the internal CMOS Virtually all the analog leakage current comes from the ESD switches and set their analog voltage limits. Unlike switches diodes to V+ or GND. Although the ESD diodes on a given with a 4V maximum supply voltage, the ISL84714 4.8V signal pin are identical and therefore fairly well balanced, maximum supply voltage provides plenty of room for the they are reverse biased differently. Each is biased by either 10% tolerance of 3.6V supplies, as well as room for V+ or GND and the analog signal. This means their leakages overshoot and noise spikes. will vary as the signal varies. The difference in the two diode The minimum recommended supply voltage is 1.65V but the leakages to the V+ and GND pins constitutes the part will operate with a supply below 1.5V. It is important to analog-signal-path leakage current. All analog leakage note that the input signal range, switching times, and current flows between each pin and one of the supply ON-resistance degrade at lower supply voltages. Refer to terminals, not to the other switch terminal. This is why both the “Electrical Specifications” Table beginning on page3 and sides of a given switch can show leakage currents of the “Typical Performance Curves” on page8 for details. same or opposite polarity. There is no connection between the analog signal paths and V+ or GND. V+ and GND also power the internal logic and level shifters. The level shifters convert the input logic levels to switched V+ and GND signals to drive the analog switch gate terminals. FN6086 Rev 3.00 Page 7 of 10 January 19, 2009

ISL84714 Typical Performance Curves TA = +25°C, Unless Otherwise Specified 1.1 0.65 ICOM = 100mA V+ = 2.7V 1.0 V+ = 1.5V 0.60 ICOM = 100mA 0.9 0.55 0.8 ) )0.50 (N0.7 (N +85°C O O r r0.45 0.6 V+ = 1.8V +25°C 0.40 0.5 V+ = 2.7V V+ = 3.6V 0.35 -40°C 0.4 V+ = 3V 0.3 0.30 0 1 2 3 4 0 0.5 1.0 1.5 2.0 2.5 3.0 VCOM (V) VCOM (V) FIGURE 9. ON-RESISTANCE vs SUPPLY VOLTAGE vs FIGURE 10. ON-RESISTANCE vs SWITCH VOLTAGE SWITCH VOLTAGE 0.8 60 V+ = 1.8V +85°C ICOM = 10mA 40 0.7 V+ = 3V 20 +25°C 0.6 V+ = 1.8V ) C) 0 (ON 0.5 -40°C Q (p r -20 0.4 -40 0.3 -60 0 0.5 1.0 1.5 2.0 0 0.5 1.0 1.5 2.0 2.5 3.0 VCOM (V) VCOM (V) FIGURE 11. ON-RESISTANCE vs SWITCH VOLTAGE FIGURE 12. CHARGE INJECTION vs SWITCH VOLTAGE 30 7 25 6 (ns)N 20 (ns)F 5 +85°C O F t 15 tO 4 +85°C +25°C -40°C 10 3 +25°C -40°C 5.0 2 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 V+ (V) V+ (V) FIGURE 13. TURN-ON TIME vs SUPPLY VOLTAGE FIGURE 14. TURN-OFF TIME vs SUPPLY VOLTAGE FN6086 Rev 3.00 Page 8 of 10 January 19, 2009

ISL84714 Typical Performance Curves TA = +25°C, Unless Otherwise Specified (Continued) 1.3 V+ = 1.8V to 3.6V 1.2 B) GAIN d 1.1 N ( 0 AI G 1.0 D -20 D V (V)INL 00..89 VINH ORMALIZE PHASE 0 AN 0.7 N 20S) V INH 0.6 VINL 40GREE E D 0.5 60E ( S A 0.4 RL = 50 80PH 0.3 VIN = 0.2VP-P to 2.8VP-P (V+ = 3.0V) 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 1 10 100 300 V+ (V) FREQUENCY (MHz) FIGURE 15. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE FIGURE 16. FREQUENCY RESPONSE 0 0 V+ = 1.8V to 3.6V -10 10 -20 20 -30 30 B) dB) K (d-40 ISOLATION 40 ON ( CROSSTAL--5600 CROSSTALK 5600 FF ISOLATI -70 70 O -80 80 -90 90 -100 100 1k 10k 100k 1M 10M 100M 500M FREQUENCY (Hz) FIGURE 17. CROSSTALK AND OFF ISOLATION Die Characteristics SUBSTRATE POTENTIAL (POWERED UP): GND TRANSISTOR COUNT: 57 PROCESS: Submicron CMOS FN6086 Rev 3.00 Page 9 of 10 January 19, 2009

ISL84714 Small Outline Transistor Plastic Packages (SC70-6) P6.049 0.20 (0.008) M C VIEW C 6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE CL INCHES MILLIMETERS b e SYMBOL MIN MAX MIN MAX NOTES A 0.031 0.043 0.80 1.10 - 6 5 4 A1 0.000 0.004 0.00 0.10 - CL E1 CL E A2 0.031 0.039 0.00 1.00 - b 0.006 0.012 0.15 0.30 - 1 2 3 b1 0.006 0.010 0.15 0.25 c 0.003 0.009 0.08 0.22 6 e1 C c1 0.003 0.009 0.08 0.20 6 D D 0.073 0.085 1.85 2.15 3 CL E 0.071 0.094 1.80 2.40 - E1 0.045 0.053 1.15 1.35 3 SEATING e 0.0256 Ref 0.65 Ref - A A2 A1 PLANE e1 0.0512 Ref 1.30 Ref - -C- L 0.010 0.018 0.26 0.46 4 L1 0.017 Ref. 0.420 Ref. 0.10 (0.004) C L2 0.006 BSC 0.15 BSC N 6 6 5 b WITH R 0.004 - 0.10 - PLATING b1 R1 0.004 0.010 0.15 0.25 c c1  0o 8o 0o 8o - Rev. 2 9/03 BASE METAL NOTES: 1. Dimensioning and tolerance per ASME Y14.5M-1994. 2. Package conforms to EIAJ SC70 and JEDEC MO203AB. 4X 1 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs. R1 4. Footlength L measured at reference to gauge plane. R 5. “N” is the number of terminal positions. 6. These Dimensions apply to the flat section of the lead between GAUGE PLANE 0.08mm and 0.15mm from the lead tip. SEATING PLANE L 7. Controlling dimension: MILLIMETER. Converted inch dimen- C  sions are for reference only L1 L2 4X 1 VIEW C © Copyright Intersil Americas LLC 2004-2009. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners. For additional products, see www.intersil.com/en/products.html Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com FN6086 Rev 3.00 Page 10 of 10 January 19, 2009